|
Cadence Allegro Design Authoring
provides the first step in PCB design definition, with productivity enhancing features and constraint management to keep your design flow on track.
Cadence® Allegro® Design Authoring is an enterprise-enabled design creation solution that is available in a “base plus options” model to provide designers with exactly the features they need. Allegro Design Authoring provides a robust, yet easy-to-use schematic creation environment that allows you to create flat or hierarchical schematics for your products. It allows schematic designers to create complex designs quickly and efficiently by providing advanced productivity features. An example is the capability to reuse previous schematic designs as blocks or sheets (partially or completely) reducing rework and shortening design time.
Allegro Design Authoring maximizes workflow efficiencies through its collaborative design approach. The design can be partitioned at a sheet or block level, and each designer can be assigned one or more blocks or sheets. Any number of designers can work on different parts of the same design simultaneously without interfering with each other. This concurrent design approach makes Allegro Design Authoring extremely productive for large designs. Designers work on the board layout and schematic in parallel. Changes made in either Allegro Design Authoring or Allegro PCB Editor can be merged and synchronized periodically.
Benefits:
- Provides schematic and HDL/Verilog® design input
- Assigns and manages high-speed design rules
- Supports net classes, buses, extended nets, and differential pairs
- Eliminates rework with powerful library creation and management
- Allows synchronization of logical and physical design
- Enables multi-user parallel development with systematic version control
- Integrates smoothly into pre-layout simulation and signal analysis
- Supports customizable user interface and enterprise deployment
| |
Advanced Schematic Editor
Schematic Editor within Allegro Design Authoring allows you to create flat or hierarchical designs without requiring you to enter into “hierarchical” or “occurrence” modes.
Advanced Schematic Editor
Schematic Editor within Allegro Design Authoring allows you to create flat or hierarchical designs without requiring you to enter into “hierarchical” or “occurrence” modes.
It provides a cross-referencer that annotates the schematic with references to allow easy tracking of signals on plotted schematics. Schematic Editor also allows you to place multiple discrete components quickly. For example, to place 512 resistors that tie into a 512 bit bus, you need only place one resistor on the bus and specify that 512 such components need to be placed, and Schematic Editor will connect 512 bits to 512, greatly reducing the number of graphical components needing to be placed and displayed within a design.
The Allegro Design Authoring point-to-point wire router makes it easy to connect ports on two different symbols, saving time to create the schematics. Similarly, automatic insertion of a two-pin component within an existing net generates associated input and output pins automatically while adhering to the associated net names, shortening time to create basic schematics.
|
|
 |
| |
Multiple Design Reuse Capabilities
Allegro Design Authoring gives you multiple choices for reuse, so you can select the most effective approach for their design.
Multiple Design Reuse Capabilities
Allegro Design Authoring gives you multiple choices for reuse, so you can select the most effective approach for their design.
Sheets from old designs, blocks, or entire designs can be reused, which reduces rework and errors. You can copy single or multiple sheets from one design to another using the Import Sheet UI, or just copy/paste special circuitry among different designs. You can reuse electrical constraints as part of a block or by using electrical constraint sets (ECSets). The technology further allows you to create “reuse” blocks and place them in a library for use in other designs, just as with components. The connectivity, constraints, and layout from each block can also be reused. The same block can be used multiple times in the same design without renaming or copying.
|
|
| |
|
Bill of Materials Creation
Allegro Design Authoring gives you fine-tuned control over bill of materials creation, ensuring parts lists that meet your needs precisely and contain...
Bill of Materials Creation
Allegro Design Authoring gives you fine-tuned control over bill of materials creation, ensuring parts lists that meet your needs precisely and contain...
everything necessary for manufacturing. You can generate a BOM for a base design or any of its variants, list non-electrical parts in a callout file, and have Allegro Design Authoring merge them in the BOM with the electrical parts from the schematic. You can associate electrical and non-electrical parts in the schematic—for example, a heatsink with an IC—and have that association shown in the BOM. You can output the BOM in ASCII text, spreadsheet, or HTML format as needed to optimize transmission to manufacturing and other recipients.
|
|
| |
|
Part Developer
Allegro Design Authoring solution includes Part Developer, which enables creation and validation of symbols and part data.
Part Developer and FPGA Design-In
Allegro Design Authoring solution includes Part Developer, which enables creation and validation of symbols and part data.
You can import data from multiple types of input data (csv, tabular, Mentor, Synopsys, ViewDraw, etc.) Part Developer can export symbols in Cadence OrCAD® Capture and Mentor Design Architect and ViewDraw formats to enable a single-part library creation environment that can service a mixed-vendor PCB design flow. You can define a property template where the property name value pairs, location, color, and size attributes can be pre-specified. This template can then be applied to the parts directly, thus creating parts with a consistent look and feel.
FPGA Design-In
Allegro Design Authoring provides a comprehensive FPGA design-in solution. The Build Physical Wizard allows you to import Xilinx, Actel, and Altera FPGAs into your Allegro Design Authoring schematic and automatically creates the files required to drive Allegro PCB Editor, Allegro Design Authoring, and the digital simulation flow. Allegro Design Authoring also intelligently manages the interface to the FPGA so that the board schematic changes when the FPGA pin assignments change, but the design does not change logically.
|
|
| |
|
Constraint-Driven Design
Integration with Allegro Constraint Manager makes creating design intent quick and easy, it adds physical and electrical constraints that make communication of constraints reliable.
Constraint-Driven Design
Integration with Allegro Constraint Manager makes creating design intent quick and easy, it adds physical and electrical constraints that make communication of constraints reliable.
Integrating constraints with schematic creation makes capturing and communicating design intent to downstream processes very efficient and eliminates the risk of unnecessary prototype iterations. It also shortens the PCB implementation process by enabling a constraint-driven PCB design flow.
The spreadsheet-like system allows you to capture all electrical constraints within the design database, eliminating the need to communicate constraints and design data separately. Advanced features include the ability to automatically extract, use, and override constraints from blocks added to the design.
Constraint Manager presents constraints through several separate worksheets for different types of electrical constraints. It allows you to capture, manage, and validate the different rules in a hierarchical fashion. Constraint Manager enables you to group all of the high-speed constraints for a collection of signals to form an electrical constraint set (ECSet). This ECSet is then associated with all the nets in the group. Constraint Manager is integrated with both Allegro Design Authoring and the physical design tools, making it easy to capture and manage constraints during the logical design phase. At any point during the design phase, you can launch Constraint Manager to add, view, and manage high-speed constraints in formation. As the rules are embedded in the design, the PCB layout designer can concentrate on optimizing the physical layout for size, routability, and manufacturability, while the software automatically communicates compliance with the engineer’s performance requirements.
|
|
Multi-Style Option
The Multi-Style Option allows you to create connectivity for your designs very quickly without requiring symbols or having to graphically connect pins/ ports on symbols.
Multi-Style Option
The Multi-Style Option allows you to create connectivity for your designs very quickly without requiring symbols or having to graphically connect pins/ ports on symbols.
Its spreadsheet interface makes it easy to create design intent for large pin-count devices or backplane designs 5x to 20x faster than traditional schematic-based approaches. The Multi-Style Option can be used throughout the design cycle, leveraging existing schematic symbols or no schematic symbols at all. The ability to include schematic blocks and use schematic libraries protects your current library investment. It also understands extended nets (Xnets), buses, and differential pairs. The Multi-Style Option includes an online DRC engine, powerful reports, and schematic generation capabilities that make it a complete design solution for PCBs and packages.
|
|
| |
High-Speed Option
The High-Speed Option allows you to create true design intent by integrating high-speed constraints with the connectivity through hierarchical, reusable electrical constraint sets (ECSets).
High-Speed Option
The High-Speed Option allows you to create true design intent by integrating high-speed constraints with the connectivity through hierarchical, reusable electrical constraint sets (ECSets).
This enables a constraint-driven PCB implementation flow to ensure a shorter, predictable, and complete PCB design cycle from concept to manufacturing, eliminating the cost of unnecessary prototype iterations.
This Option uses a spreadsheet style system allows you to capture all electrical constraints within the design database, eliminating the need to communicate constraints and design data separately. Advanced features include the ability to automatically extract, use, and override constraints from blocks added to the design.
The High-Speed Option constraint manager is integrated with both Allegro Design Authoring and the physical design tools, making it easy to capture and manage constraints during the logical design phase. At any point during the design phase, you can launch Constraint Manager to add, view, and manage high-speed constraints in formation.
|
|
| |
Design Publisher Option
The Design Publisher Option converts Allegro Design Authoring schematics to content-rich Adobe Portable Document Format (PDF) files, creating a secure, single-file representation of the design.
Design Publisher Option
The Design Publisher Option converts Allegro Design Authoring schematics to content-rich Adobe Portable Document Format (PDF) files, creating a secure, single-file representation of the design.
The PDF files provide navigation through the hierarchy as well as access to design attributes and constraints, making them ideal for design reviews. Intellectual property (IP) is protected through access controls that allow you to decide what design data is published for review.
|
|
| |
Team Design Option
The Team Design Option enables multiple design engineers to collaborate asynchronously in the hierarchical development of a logical design’s definition.
Team Design Option
The Team Design Option enables multiple design engineers to collaborate asynchronously in the hierarchical development of a logical design’s definition.
A design can be partitioned into user-defined levels of hierarchy and distributed to the defined members of the engineering team, providing them with an isolated “sandbox” for the development and verification of their partition(s).
The Allegro Design Authoring Team Design Option provides team assignment and notification capability to assign engineers to specific blocks they are going to author. It provides a dashboard view of the current status of each team member’s block. This solution provides much-needed flexibility for large time-critical projects while accelerating the design creation process.
|
|
| |
|
|
|
Allegro
Allegro Design Authoring
|
|
|
 Datasheets
Learn More
Related Products
|
|
|