



Aldec Awarded 2010 Best FPGA Development Tool in China

HENDERSON, Nevada—September 7, 2010 — [Aldec, Inc.](#), a leader in mixed RTL simulation and verification, announces that Active-HDL was awarded the 2010 Best FPGA Development Tool by the Ministry of Industry and Information Technology of the People's Republic of China. The award was presented at the Ministries annual [FPGA Industry Development Forum](#) on August 31, 2010. The Ministry of Industry and Information is the governing body responsible for development, coordination, regulation, and standardization of the semiconductor industry in China.

The award recognized Active-HDL as the superior choice for FPGA designers in China based on its powerful, easy-to-use FPGA design creation, project management and mixed VHDL and Verilog verification. Years of customer feedback makes Active-HDL an environment that is comfortable for both beginners and power users. Close co-operation with leading FPGA vendors ensures seamless integration with vendor tools and full support for the latest FPGA chip families and technologies

The forum honored the following companies or products:

Award	Winner
2010 Best International FPGA Distributors	Avnet and Arrow
2010 Best Value-Added Services FPGA Distributor	Cytech
2010 Best New FPGA Distributor	Comtech Group
2010 Best FPGA Development Tool	Aldec – Active-HDL

About Active-HDL

Active-HDL is an integrated FPGA design and verification environment with a powerful mixed-language simulator and tools for graphical design entry, project management, HDL verification and documentation, providing an efficient (FPGA vendor-independent) environment for end-to-end design processing. A multi-vendor flow manager controls simulation, synthesis and implementation for all devices from all leading FPGA vendors. A co-simulation interface to MATLAB® and Simulink® facilitates designs with DSP. HDL language support: VHDL, Verilog, EDIF, SystemC and SystemVerilog. Operating system support: Windows® XP, Vista and 7.

About Aldec

Aldec, Inc., is an industry-leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec and Active-HDL are trademarks of Aldec Incorporated. All other trademarks or registered trademarks are property of their respective owners.

Media Contact: Lori Nguyen
Aldec, Inc.
Tel: (702) 990-4400
Lorin@aldec.com