TimingDesigner Free Viewer

TimingDesigner Free Viewer

Share and gain access to all PCB designs and key timing data across multiple users within an organization.

What is TimingDesigner Free Viewer?

TimingDesigner’s Free Viewer offers read-only access to design data, making it easy for multiple teams to review and track the progress of a design. Beyond viewing capabilities, the tool allows user edits of Variables and Aliases in the Parameter SS, as well as highlighting and selecting items in the diagram. Many of our TimingDesigner users choose to utilize the Free Viewer tool across their organization to increase efficiency, enhance communication, improve performance and reduce time and money spent in the design phase. 

Increase Efficiency

Enhance Communication

Improve Performance

Save Time and Money


To return to the TimingDesigner home page, click here.

TimingDesigner Free Viewer Download

Complete this form to download the TimingDesigner Free Viewer tool. Start viewing and collaborating on timing diagrams today.





FIRST NAME*

LAST NAME*

COMPANY*

EMAIL*

PHONE NUMBER
COUNTRY*

STATE*

POSTAL CODE


InspectAR

Your Electronics Workbench: Amplified

Eliminate wasted inspection and debug time with augmented reality from inspectAR 

Creating Cutting-Edge Technology Requires State-of-the-Art Tools

inspectAR turns your mobile phone or external webcam into an intelligent view port and overlays an augmented reality containing essential schematic information on top of your board. This makes it easier to locate critical component information during testing and assembly, resulting in time savings of up to 50%.

Effective Collaboration

Easily Visualize Changes Between Digital and Hardware

Provide your engineers with everything they need to have a truly collaborative work environment. Watch testing as it occurs and cut out errors due to miscommunication once and for all with design-specific, contextual overlays and real-time screen sharing.

“inspectAR has saved me a lot of time in the lab, instead of constantly flipping the board looking for a reference the app will point it out for you making populating a board quick and easy.”

  David Drover, Electrical Engineer

Streamlined Documentation/Data Exchange

Say Good-bye to ‘Context-Switching’

Eliminate wasted time finding datasheets, looking up test points in your CAD tool, and glancing back and forth to double check component placement. With all your information in one place and just a click away, you can save time and remove frustration.

InspectAR increases my assembly and debugging efficiency by removing the back and forth between the workbench and ECAD tool on the PC.

  Alex Klimaj, Hardware Engineer

Faster Time-to-Market

Your Competitive Advantage

Reach your consumers before your competition. Accelerate your time-to-market with up to a 50% reduction in assembly, test, and validation time.

This tool is as useful to understanding a board as an oscilloscope is to understanding signals.

  Mark Hughes, Hardware Engineer

Across-the-Board Compatibility

Get up and running quickly with compatibility for all major EDAs and platforms.

Free

Single User
Unlimited Free Eagle, KiCAD & Sponsored Projects
iOS & Android Apps
Broad EDA Support
Windows & Mac Apps

Professional

$1000/year
Single Seat
5 Premium Projects included (Cadence, Altium, Mentor, etc)
3 Collaborators per project
On-device Deployment option
iOS, Android, Windows, & Mac

$100/Project after 5 included projects used. 14 Day trial included.

Get Free Credits, here (link is external)

Teams

Multiple Seats
Unlimited PCB Projects across all EDAs
Full collaboration features
On-Premises Deployment Option
Custom Integrations

Constraint Designer EE

Constraint Designer EE

Effortlessly manage your high-speed, PCB design rules

Easily Communicate Design Intent Throughout Product Development

Intelligent Design Decisions Start with Accurate Information

Communicating design intent is an important aspect of any project. With designs increasing in complexity, ensuring information is accurately relayed can be a challenge. One missed piece of information can lead to a cascade of incorrect design decisions, often not found until later stages of the design cycle. With Constraint Designer EE, easily define, communicate, and manage design intent by making design rules an inherent part of your process. Now you can be confident knowing design intent and information is relayed accurately, allowing you to make intelligent design decisions and avoid costly headaches.

Easily Set and Reuse Design Rules

With time to market a crucial aspect of any design, reducing time spent on monotonous tasks is vital to the success of a project. With Constraint Designer EE, you can save time by creating and reusing rule sets throughout your entire design.


Effortlessly Create and Manage Differential Pairs

With high-speed designs becoming the norm, the use of differential pairs to reduce electromagnetic noise is becoming commonplace. However, ensuring you adhere to rules required for them to behave properly can be tedious and error prone. With Constraint Designer EE, confidently create differential pairs, and easily define and visualize all the necessary rules associated with differential pairs so they are certain to function as intended.



Easily Create Complex DDR Constraints

Routing DDR and high-speed bus interfaces can be one of the most daunting tasks in your design. Just getting all the various signal relationships and requirements defined and understood can feel like a PhD thesis on its own. With the new bus designer, all you need to do is simply describe the bus you are trying route and Constraint Designer EE will handle generating the appropriate constraints automatically.


Streamlined Constraint Creation

Accurately describe your design intent so you can avoid issues down the road. Constraint Designer EE includes support for items such as backdrill settings, pin-delay, via lists, etc. With Constraint Designer EE, you have the flexibility to define as many or as few rules as you need to ensure design success.


Layer-Based Rules

Defining the design specifications at the schematic level, will result in less room for interpretation in the PCB layout. With multi-layer boards, rules become difficult with spacing, line-width, and rules for diff pairs or DDRs defined on a layer-by-layer basis. With Constraint Designer EE, you can create detailed, layer-based rules and accurately communicate your design intent from schematic to PCB.


Seamless, Bi-Directional Integration

In a PCB design project, the only constant is change. Whether it’s changes to the features set, mechanical housing, general timeline, or target product cost, these changes need to be adjusted and managed within your design rules. Constraint Designer EE enables you to review constraint changes between schematic and PCB to verify proper design intent is being maintained. While change may be inevitable, Constraint Designer EE helps keep your design requirements in sync throughout the entire project.

Ready to Eliminate Ineffective Design Communication, Once and For All?

Starting At 

$398

per year 




Timing Designer: Free Viewer

Timing Designer Free Viewer

Share and gain access to all PCB designs and key timing data across multiple users within an organization on various Windows platforms. 

What is Free Viewer?

The Free Viewer option offers a read-only access to design data, making it easy for multiple teams to review and track the progress of a design. Many of our TimingDesigner users choose to utilize the Free Viewer tool when sharing timing data. 

​​​​​​​

Increased Efficiency

TimingDesigner’s Viewer Option allows for collaboration across various teams. This feature promotes collaboration by allowing those who need to review documents, without having a need to edit, to do so. The Viewer Option allows multiple members of an organization to have their hand in the design process.  To learn more about the Viewer Option, click here. 

Enhanced Communication

TimingDesigner has always aimed to save the user time when designing – 9.5.0 is no different. Updates include the ability to filter a display of properties by entering a property name or user defined attribute value as well as an updated waveform properties window and Dynamic Text Editor. These updates, amongst others, result in quicker turnaround when moving through the design process.

Improved Performance

No more wasting time and money on resources. TimingDesigner 9.5.0 allows the user to move through the design process both accurately and efficiently. With updated functionalities like quickly converting signals from one waveform type to another and automatically displaying sets of user-defined properties, users are now able to fly through designs at even faster rates. 

Reduced Time and Money

TimingDesigner 9.5.0 offers improved system messaging of user warnings and prompts. Added functionalities include asking for confirmation when deleting component blocks and the ability to detect circular references in equations associated to waveforms and delays. Our software will help guide the user along in the design process while making sure all requirements are met.

Get Free Viewer

Download for free and try it out today

If you Haven’t Already, Get the Latest Release

TimingDesigner 9.5.0 is now available for all TimingDesigner maintenance users. Request your software upgrade.





FIRST NAME*

LAST NAME*

COMPANY*

EMAIL*

PHONE NUMBER
COUNTRY*

STATE*

POSTAL CODE

Timing Designer: What’s New

What’s New 

TimingDesigner 9.5.0 was designed with usability, productivity, and collaboration in mind. 

Looking to upgrade? Now’s the time.

Have anywhere from 50%-ALL back maintenance fees dropped.

*TimingDesigner customers that have been off maintenance anywhere from 2017 until now will have 100% of their back maintenance fees waived, only required to pay one standard fee of $990 to be placed back on active maintenance. Customers off maintenance from 2016 and earlier will have 50% of back maintenance fees waived, required to pay back the remaining 50% + a one-time standard fee of $990 to be placed back on active maintenance. 

Offer valid through December 31st, 2020.

ACT NOW

Timing Analysis Just Got Easier. 

TimingDesigner's latest release offers:

Promotes Team Collaboration

TimingDesigner's Viewer Option allows for collaboration across various teams. This feature promotes collaboration by allowing those who need to review documents, without having a need to edit, to do so. The Viewer Option allows multiple members of an organization to have their hand in the design process.  To learn more about the Viewer Option, click here. 

Time-Saving Enhancements

TimingDesigner has always aimed to save the user time when designing - 9.5.0 is no different. Updates include the ability to filter a display of properties by entering a property name or user defined attribute value as well as an updated waveform properties window and Dynamic Text Editor. These updates, amongst others, result in quicker turnaround when moving through the design process.

Promotes User Productivity

No more wasting time and money on resources. TimingDesigner 9.5.0 allows the user to move through the design process both accurately and efficiently. With updated functionalities like quickly converting signals from one waveform type to another and automatically displaying sets of user-defined properties, users are now able to fly through designs at even faster rates. 

System Warning Improvements

TimingDesigner 9.5.0 offers improved system messaging of user warnings and prompts. Added functionalities include asking for confirmation when deleting component blocks and the ability to detect circular references in equations associated to waveforms and delays. Our software will help guide the user along in the design process while making sure all requirements are met.

Updates Implemented

  • Updated the Timing Designer graphical user interface or GUI for diagram properties to promote user productivity. Added user controls to create and automatically display sets of user-defined properties for 11 different types of properties, which includes components, waveforms, events, and edges, from a central point-of-access, either the Diagram Window or the Options > Settings > Default Properties Window.
     
  • Added user ability to filter the display of properties listed by entering a property name, user-defined Attribute value, or other keyword search criteria into the search filter field. 
     
  • Updated the waveform Properties windows and the Dynamic Text Editor to allow users to drag the window to an alternate location and pin or dock the window to the Diagram window. Active windows may be minimized or closed and quickly reopened from a tab link located in the adjacent border of the Diagram Window.
     
  • Added functionality to enable users to quickly convert a signal from one waveform type to another from a context sensitive popup menu or the Tools > Convert menu. Added functionality to permit users to generate a derived signal from a signal, bus, or clock and to create multiple derived signals or clocks at the same time. Enabled the Undo and Redo functionality for each convert action. 
     
  • Added the decrement option to waveforms' appearance menu. Added user ability to add a positive integer step value to an increment or decrement value. 
     
  • Added functionality to permit time to be automatically deleted, updated, and relocked from waveforms that have locked edges. 
     
  • Simplified user process for adding a new library to a Component Library folder. A new library may be added from the Manager window from the right mouse popup menu. 
     
  • Added and enhanced options for text and image formatting. 
     
  • Added user capability to format diagram cycle bars from the Format toolbar. 
     
  • Added intuitive controls that enable users to format Divider text. Text may be aligned vertically and horizontally to the divider while the font type, size, and color of the divider label may be directly controlled from the Format toolbar. 
     
  • Added user ability to insert, move, and resize the height or width of images placed in diagram headers, footers, or other diagram locations as desired. 
     
  • Expanded area in the Dynamic Text Editor to enable users to add customized annotations. 
     
  • Added the '#' character as an accepted character in a variable or event name of the Parameter and Library SS. Signal names may now include the '#' character when representing an active low signal so that the name can be acted upon in the formula field. 
     
  • Added user option to add High/Low State Labels to the margin of waveform diagrams. When printing a diagram, users may select an option to include the state labels in the printed or exported diagram.
     
  • Added ability for TD to save the import, export, and print settings after the settings are applied. 
     
  • Added user ability to increment a signal with a binary redix in either Verilog or VHDL format. 
     
  • Improved system messaging or user warnings and prompts. 
     
  • Modified the operation associated to the deletion of a component block. The deletion now intuitively deletes all diagrams and other contents of the component block and displays a warning message that prompts the user for confirmation. 
     
  • Added a warning message to alert the user when an incorrectly formatted CSV file is being imported. 
     
  • Added a warning that notifies users when an unknown library path to an external diagram is added to the Analysis Folder. 
     
  • Added user warning messages that notify users who attempt to save a waveform diagram without naming the waveform. Users also receive a warning when a waveform name breaks naming conventions by containing blank spaces or is non-compliant with HDL. 
     
  • Added a prompt that asks users if they want to add a new diagram to a component when the component is saved. 
     
  • Added ability to detect circular references in equations associated to waveforms and delays. 
     
  • Various bug fixes

Updates Implemented

9.42

  • TimingDesigner provides an interface with Cadence Allegro Sigrity Systems SI to allow designers to review their parallel bus interface simulation results in an easy to understand context aware timing diagrams. This update makes reviewing the complex timing relationships that make up parallel bus interfaces much easier to understand.
  • SI tool integration will generate both the resulting timing data (constraints, delays, etc.) and the waveforms themselves, giving the users a push button method to create full timing accurate diagrams in the TimingDesigner environment. 
  • Option to define what diagrams you'd like to review immediately.
  • Users can now define a guard band value to apply to their constraints to give a second level of checking in designs. This allows design teams to apply a "warning" or second level of analysis to their designs to not only see system failure but also be alerted to signal relationships on the verge of failure. 
  • The User Diagrams node of the project structure was created for when use of the full component structure is not needed but you would still like to associate specific diagrams to a project.
  • Docking for windows (Timing Violations View and Timing Calculations Viewer) was added to enable users to better access information and features available in TimingDesigner.
  • The Timing Violations and Timing Calculations windows can now be docked to the left or right of the diagram window. 
  • Resolved other various bug issues. 

9.43

  • Resolved various bug issues. 

9.44

  • Resolved unexpected closes related to certain actions.
  • Resolved various minor display and function issues.
  • Corrected documentation regarding auto-merge function.
  • Added "open all libraries" button to param window.
  • Resolved other various bug issues.

9.46

  • Resolved various bug issues.

9.47

  • Resolved various bug issues. 

Updates Implemented

  • TimingDesigner enables users to view and edit multiple diagrams and spreadsheets simultaneously through a new Multiple Document Interface (MDI). This allows for easy document comparisons and quick item or event transfers between documents using standard Copy/Paste actions. 
  • Allows user to open and view multiple timing diagram files at once. Diagrams can be viewed full screen and cycled through using the new tabbed interface, or sized to allow for multiple diagrams to be visible at the same time inside a single window of TimingDesigner.
  • Parameter Spreadsheets can also be viewed in a tabbed interface. Parameter Spreadsheets are dynamically linked to their respective diagram window - as a user selects a diagram, the focus of the Parameter Spreadsheet is dynamically updated.  
  • Multiple Library Spreadsheets are now visible using a tabbed interface. As a result, the "Library" pull-down menu and the "Browse Library" menu items have changed. 
  • Users now have a multitude of options and control mechanisms for defining the look and style of their timing diagrams. 
  • Expanding on the ability to import a specific diagram style for any timing diagram. Diagram styling can now be further organized as a Waveform Group styles, Edge Relationship Group styles, and Text Annotation Group styles. 
  • Diagram styles for all elements in a diagram are now determined using the following hierarchal structure: Diagram Level - Element Group Level (Waveform, Event, Annotation) - Individual Element Level.
  • The ability to organize style settings into element groups consisting of Waveforms, Edge Relationships, or Text Annotations. Users can create style groups for each respective diagram element group and save them within the diagram file. 
  • Expanding on the current concept of individual styles for a waveform, 9.3 has the ability to edit styles for each individual element in a diagram, from waveform edges and states; to each edge event, to each text annotation. 
  • A toolbar has been added which enables Event, State and Edge style adjustments directly within the diagram canvas. Users can change the fill and line color on any element by selecting that element then selecting the fill or line color icons. 
  • Added to the previously existing style options for waveforms, the arrow styles coincident with waveform direction and an expanded set of group or individual state styles. Users can now set fill options for states, fill patterns such as cross-hatch or dot matrix, as well as color and style options for uncertainty regions. 
  • New edge relationship controls include line styles and patterns, line colors, arrow styles, border, and background options. 
  • New text annotation controls include arrow styles and colors, border widths, colors and patterns, and background colors and patterns. 
  • A full color palette is now provided for complete color control, in addition to the standard or "basic" color selections previously offered. 
  • Ability to select a line width from 1 to 6 points. Lines can also be subject to the color palette described above for even more unique diagrams. 
  • Ability to select patterns for waveform state fills and event backgrounds, as well as patterns for "uncertainty" areas of waveforms. Previous releases of TimingDesigner would not allow pattern selection for any uncertainty areas depicited by [min, max] delay elements. 
  • Ability to remove custom style settings for all selected elements, moving those style elements back to the active Diagram Style setting for the diagram. 
  • The wave name window now provides the option to define and display source and destination fields next to the wave name. 
  • Introduction of a Print Preview Window, which is accessible from both a Print Selction and an Image Export Selection. 
  • New to 9.3 is the "Enable Anti-aliasing" feature which offers sharper drawn lines and an overall cleaner look to the print appearance. 
  • TimingDesigner supports the ability to set text wrapping so that a cell will resize vertically to make all text in that cell visible. Text wrapping can be defined at the cell, row, column, or spreadsheet level. 
  • An option to alternate row colors has been added to help improve visibility. 
  • Variable groups was introduced to help organize your timing data. These groups allow the user to organize and display timing parameters efficiently, providing a cleaner appearance for spreadsheets containing a large number of row items. 
  • Ability to drag and drop multiple variables so that sets of variables can be moved quickly. 
  • Quick Find filters enable users to search for a text string in the Parameter or Library Spreadsheet. All rows that contain the string defined inside your search criteria will be displayed, all rows not meeting the criteria will be hidden. 
  • A formula validation checker has been added to help ensure formulas are defined using proper syntax. When a formula is entered that is not in the correct syntax, the formula validation checker will open in a seperate dialogue with the formula string in it. A visual red "X" will be displayed and once the formula is adjusted to meet proper syntax requirements, the "X" will become a green check mark, indicating the formula is now using proper syntax. 
  • 9.3 now supports a Library Alias item that allows an 'Alias' (these are used in Parameter Spreadsheets to substitute paths, partial paths, or library file names) to be used in a library, and referenced as either a variable or a true Alias. 
  • Added new icons to help users differentiate between diagram files and library files when navigating TimingDesigner files outside the tool.
  • Resolved various other bug issues

Not a user yet? Experience timing analysis today. Get your free trial here

Already a User? Get the Latest Release.

TimingDesigner 9.5.0 is now available for all existing TimingDesigner users. Request your software upgrade.





FIRST NAME*

LAST NAME*

COMPANY*

EMAIL*

PHONE NUMBER
COUNTRY*

STATE*

POSTAL CODE