


Design Challenges



Whack-a-Mole









Power Integrity




Signal Integrity














Cause the Voltage level shifted from the ideal level

We Need DC Analysis (Static IR Drop)


- Voltage Drop
- Current Densities



Cause the Voltage level variation from the ideal level during current transition

We Need AC Analysis (Dynamic IR Drop)





- Decoupling / Target Impedance
- Plane Noise




Total Effect



From the electrical point of view, the goal in designing a PDN is simple to describe: minimize the impedance between power and ground for the appropriate frequency range



Power Plane Resistance – Squares method




$R = \frac{\rho L}{A} = \frac{\rho L}{WT}$

$R_{\text{SQUARE}} = \frac{\rho}{T} = \frac{\rho}{T}$ For a square of Copper $W = L$
Resistance is independent of size

R = Total resistance
 A = Cross-sectional area of plane
 W = Width
 T = Thickness, defined by copper weight
 P = Resistivity of Copper, typically $1.7\mu\Omega\text{-cm}$ ($0.67\mu\Omega\text{-in}$) at 25°C

Copper Weight oz	Thickness mm [mils]	mΩ/square at 25°C
0.5	0.02 [0.7]	1.0
1	0.04 [1.4]	0.5
2	0.07 [2.8]	0.25

Power Plane Inductance – Rule of Thumb



$L_{\text{LOOP}} = \mu_0 * h * \frac{\text{Len}}{W} = 32\text{pH/mil} * h * \frac{\text{Len}}{W}$

$L_{\text{LOOP}} = \mu_0 * h * \frac{\text{Len}}{W}$

Inductance per square of two adjacent parallel power planes approximately 32pH per mil of dielectric
Example: 3.1mil dielectric approximately 100pH per square*

Via Resistance


Resistance of Via equivalent to resistance of trace with equivalent CSA and length

$R = \frac{\rho L}{A}$


$R = \frac{\rho L}{\pi(ro^2 - ri^2)}$

Material	$\mu\Omega\text{-cm}$	$\mu\Omega\text{-in}$
Copper	1.70	0.67
Copper (plated)	6.0	2.36
Gold	2.2	0.87

*Note: resistivity of plated copper can be higher than pure copper; consult with PCB vendor



Via Inductance



$L_{\text{via}} = 5.08 h \left[\ln \left(\frac{4h}{d} \right) + 1 \right]$

Where:
 L_{via} = inductance of via, nH
 D = via diameter, in.
 H = length of via, in.



Target Impedance Calculation



$$Z_{\text{Target}} = \frac{(\text{Power_Supply_Voltage}) \times (\text{Allowed_Ripple})}{\text{Current}}$$


Example:

3.3v VRM → 2A → 3.3v plane


$$Z_{\text{Target}(3.3\text{v})} = \frac{(3.3\text{v}) \times (5\%)}{2\text{A}} = 82.5\text{m}\Omega$$

Target Impedance is the goal!!!





Sigrity Unified Analysis WorkBench



The screenshot displays the Sigrity Unified Analysis WorkBench interface for a BeagleBone Black PCB layout. The central workspace shows a detailed 2D view of the PCB with various components and traces. Surrounding the workspace are several toolbars and panels, each associated with a specific analysis domain:

- Power Integrity**
 - IR Drop | Resonance | Impedance
 - Loop inductance | Thermal
 - Select Nets
 - Assign Capacitor Models
 - Select Components
- Signal Integrity**
 - Impedance | coupling | crosstalk
 - Noise | TDR/TDT
 - Start Simulation
 - Report
 - View, Check, Process Result
- Via & Stackup Design**
 - Impedance | coupling | crosstalk
 - Return Path |
- EM Analysis**
 - Model Extraction | Full 3DEM | S-Parameters |
- ESD**
 - Virtual ESD Gun | TVS analysis |
- EMI/EMC**
 - Near Field | Far Field | SAR
 - Radiated Emissions | DeCap Opt
- Channel Compliance**
 - DDR_x | USB | PCI-e | MIPI | HDMI | SATA | AMI Modeling
- Topology Exploration**
 - SI | PI | Solution Sweeping | Requirement Definition

The interface also includes a menu bar (File, Edit, View, Setup, Tools, Help), a toolbar with various analysis icons, and a status bar at the bottom showing version information (Ver: 21.1.1.03301.275167 001 (PowerSI)), mouse coordinates (Mouse(mm): X: 76.0747, Y: 43.0941), and a 'Ready' status.