


How to create a symbol from SiP and import into Virtuoso

Product Version SPB17.2 and IC6.1.7
May 2019



Copyright Statement

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Contents

Purpose	4
Audience.....	4
Terms	4
Creating chips and connectivity files.....	5
Importing chips and connectivity files	7
Summary	9
Support.....	9
Feedback.....	9

Purpose

This Application Note will help you to create a BGA, LGA, or another package symbol in the Linux environment, and import them into Virtuoso to use in Virtuoso® Schematic Editor. This needs to be used with VSDP/VMT or VRF.

This document will help designers use chips and connectivity from SiP Layout to create a symbol in Virtuoso. This will save time and let users create a library of the part needed in the design.

Audience

This document is intended for layout designers who are experienced with VSDP, Virtuoso and need to import the schematic symbols from SiP Layout such as BGA, LGA or any other non-logic symbol.

Terms


VSDP	Virtuoso System Design Platform
VSE	Virtuoso Schematic Editor
VMT	Virtuoso Multi-Technology
VRF	Virtuoso Radio Frequency

Download


Testcase database and references can be found at 'Attachments' and 'Related Solutions' sections below the PDF. This pdf can be searched with the document title on <https://support.cadence.com>

Creating chips and connectivity files

1. Start SiP Layout in Linux by typing `cdnsip &` at the terminal command prompt.
2. When SiP Layout is opening, you will see the following dialog. Select the **Cadence SiP Layout XL** license and select **OK**.




3. Open the design by going to **File > Open** and browse to **PA_VRF_Layout_routed.sip**.
4. Once the file is loaded, go to **File > Export > Chips and Connectivity**.
5. In the **Design Object Find Filter**, make sure only **Groups** and **Comps** are selected. Select the BGA in the design canvas. A dialog will appear.



6. Make sure to check the **Select** box and to uncheck the **Multisection Component** checkbox. Next, you will add **Output Dir Path** by browsing to the directory to which you want the files to go. Make sure you create a **BGA17** directory at the root of the design.


How to create a symbol from SiP and import into Virtuoso



7. Select **OK** and the files will be created.


Importing chips and connectivity files

1. First, you will need to add the library location to the **cds.lib** file. It is done by editing the **cds.lib** file.



```
tmontier@sj-tmontier:vsip
File Edit View Search Terminal Help
SOFTINCLUDE $ICHTER/share/cdssetup/cds.lib
SOFTINCLUDE $ICHTER/tools/dftII/etc/cdslib/vsdp/cds.lib
#####FILTER#####
#
# PDK Specific Golden Data
#
DEFINE gpdk180 ./source/gpdk180_v3.2/libs.aa22/gpdk180
DEFINE substrateLib ./source/gpdk180_v3.2/libs.aa22/substrateLib
DEFINE pad ./source/pad
#
# Testcase Designs
#
DEFINE sip_libs ./allegro_libs
DEFINE CRM_bpass_filter ./CRM_bpass_filter
DEFINE third_party_vendor_lib ./third_party_vendor_lib
DEFINE bottom_up_TB ./bottom_up_TB
DEFINE module ./module
DEFINE module1 ./module1
DEFINE module2 ./module2
DEFINE module3 ./module3
DEFINE module4 ./module4
DEFINE coDesignLib ./coDesignLib
DEFINE BGA17 /home/Work/VSDP/vsdp_2017/module_design/vsip
~
~
-- INSERT -- 1,20 All
```

2. Next, make sure you are in the startup directory (for example, /home/Work/VSDP/vsdp_2017/module_design/vsip/). In the terminal command prompt, type `Virtuoso -sdp &` to start the program (if you are using VSDP).
3. Once the Virtuoso is open, go to the menu and select **Tools > Library Manager**. The Library Manager will be open.




4. Double-click on the **BGA17** library and then the **bga17** cell. You will notice the **chips** and the **connectivity** views.

How to create a symbol from SiP and import into Virtuoso

5. Double-click on the **chips** view. Click **OK**.



6. The Chips Editor dialog box will come up. Then, select the **Create/Update Symbol** checkbox.



7. Select **OK**. Then, select **Yes** and **OK** in the BIDIR pin dialog. Select **Yes** and **OK** in the second dialog to create the symbol.



8. In the **Library Manager**, you will notice that the symbol and other supporting views have been created. Double-click on the **symbol** view. The symbol will open.
9. Close the view by selecting **File > Close**.

Summary

In this document, you learned to create the chips and connectivity files from SiP Layout and import the chips file into Virtuoso to create the symbol file.

Support

Cadence Support Portal provides access to support resources, including an extensive knowledge base, access to software updates for Cadence products, and the ability to interact with Cadence Customer Support. Visit <https://support.cadence.com>.

Feedback

Email comments, questions, and suggestions to content_feedback@cadence.com.