Cadence OrCAD Capture

Cadence OrCAD Capture

OrCAD Capture is the industry standard solution for PCB development because of its intuitive schematic editing, project management, extensive compatibility, and cost effectiveness.

Cadence® OrCAD® Capture is the most widely used schematic design solution in the industry. The reasons are its ease of use and ability to support both flat and hierarchical designs from the simplest to the most complex. The full-featured schematic editor in OrCAD Capture enables users to place and connect parts from a comprehensive set of functional libraries. Whether used to design a new analog circuit, revise a schematic diagram for an existing PCB, OrCAD Capture allows designers to enter, modify, and verify the PCB design. With the option to add an advanced Component Information System (CIS), Capture users can be sure they have a excellent tool.

Capture's widespread use is also due to it's compatibility with every major PCB layout tool on the market. In addition, Capture users benefit from the flawless compatibility with other Cadence OrCAD tools. Seamless bi-directional integration with OrCAD PCB Editor enables data synchronization and cross-probing/placing between the schematic and the board design. OrCAD Capture allows designers to back-annotate layout changes; make gate/pin swaps, and change component names or values from board design to schematic using the feedback process. This greatly accelerates design time and eliminates mistakes created by translation issues or out of sync design files.


Benefits:
  • Provides fast, intuitive schematic editing
  • Boosts efficiency with hierarchical and variant design capabilities
  • Seamless integration with OrCAD PCB Editor
  • Automates the integration of field programmable gate arrays (FPGAs) and programmable logic devices (PLDs) 
  • Makes changes quickly through a single spreadsheet editor
  • Imports and exports every commonly used design file format
  • Access the library editor directly from the user interface
  • Create and edit parts without interrupting workflow
OrCAD Capture is the industry standard solution for PCB development because of its intuitive schematic editing, project management, compatibility, and cost effectiveness.
Industry Standard Schematic Editor
The flat and hierarchical schematic page editor of OrCAD Capture builds on the OrCAD legacy of fast and easy schematic editing.
Library and Part Editor
The OrCAD Library and Part Editor helps manage important component information; users can create and edit parts in the library or directly from the schematic page without interrupting their workflow.
Hierarchical Design
The hierarchical design flow in Capture boosts schematic editing efficiency by enabling subcircuit reuse, without having to make multiple copies.
Support for Multiple Design Flows
Cadence OrCAD Capture is so widely used because it is compatible with every major design flow available.
Data Management & BOM Generation
OrCAD Capture creates Bill of Materials (BOM) outputs by extracting information contained in the schematic database.
 
Version History:  16.6 | 16.5 | 16.3 | 16.2 | 16.0 | 15.7 | 10.5 | 10.3 | 10.0

Note: QIR refers to quarterly incremental release which deliver new features in between major releases. This accelerated release schedule was introduced in release 16.6. QIR releases are available to all customers on active maintenance.

16.6 Features and Enhancements

QIR #7
  • DRC Updates: DRC check added to ensure pin numbers on parts are correct

QIR #6
  • OS Support: Windows 8 / 8.1

QIR #5
  • Capture Viewing and Demo Mode: Capture can now be launched in View-Only or Demo mode without consuming a license. Enabled through two new start menu options

  • PSpice Model Assignment on Component Instance: Easily associate PSpice models through new Associate PSpice Model command available on right mouse button (RMB) when component is selected

QIR #4 (What's New PDF)
  • Display Properties Update: New display property option to display a value only if a value exists.Useful for commonly displayed properties like tolerance where you would not want to display the property name if a value does not exist.

  • Capture View Only Mode: Allows Capture to be opened in read-only mode and does not check out a license. Accessible through command line switch capture.exe -viewer

  • Zero Pin Mechanical Parts: Mechanical parts with no pins like bar-codes, fiducials and mechanical holes can now be placed on the schematic and synced with the PCB

  • SI Flow Updates: The Capture SI flow now supports Sigrity as well as OrCAD PCB SI

QIR #3
  • Object Alignment: Support for horizontal and verital alignment of objects on a group or signal object level. New alignment toolbar added as well. Video

  • Object Distribution: Select and distribute objects evenly or horizontally. Video

  • Library Refresh: If libraries are updated outside Capture during an active session users can now perform a library refresh to display the updated information

  • Schematic Page Name Property in Titleblock: Titleblock now supports a new system property "Page Name". The "Page Name" property behaves like the "Schematic Name" property available in previous releases. Any change to the page name automatically synchronizes and updates the value of the property.
  • SI Flow Update (Xnet View): Users can now easily view a filtered list of defined Xnets in the current design. View provides data on the Xnet included the flatnets that make up the Xnet.

  • New NetGroup Display Options: Can now set NetGroup to display the definition of the NetGroup only if the name of the NetGroup is different from the NetGroup instance.

QIR #2
  • Text justification for common property texts
  • Design date format options
  • Convert view support
  • Tcl scripting API updates for:
    • Variant customized variables in titleblock
    • Turn off netgroup alias
Base Release
  • Capture – PCB SI integration and flow: With product integration comes a new bi-directional schematic entry/signal integrity flow that allows electrical engineers to explore circuit topologies, develop constraints, and analyze signal integrity.
  • Quick-place for common components: A new menu, Place >PSpice Component, enables quick-place for commonly used schematic or simulation components.  The menu items list of components is user-configurable and has been pre-populated with PSpice® simulation devices (passive, discrete, sources, digital).
  • User-configurable menus and toolbars: Menus, toolbars, and icons in OrCAD Capture, PSpice Advanced Analysis, and Model Editor can now be customized. This makes it possible to run any Tcl method or script from the menus.
  • Enhancements to the Find function: The Find function now allows searches for parts by value of a given property (e.g. Property Name=Value) or use of a regular expression as the search string. For example, to search for components with designators starting with C or R and followed by any number between 2 and 9, use the search string Part Reference=(C|R)[2-9].
  • NetGroup enhancements: The NetGroup use model is now aligned with the Bus use model for intuitiveness and consistency. Enhancements areas include: assign a NetGroup to a Bus, reorder pins in an unnamed NetGroup, add and remove pins from a NetGroup, visible NetGroup references, and find NetGroup references.
  • Enhanced Save function for design and library: Pages that are changed and need to be saved are now marked by an asterisk (*) in the Capture Project Manager. When a save is initiated, the marked pages are saved.
  • Global Replace for OffPage: The Find and Replace dialog box (Edit> Global Replace) has a new option, OffPage Connector, to find and replace OffPage connectors.
  • Preserve “User-Assigned” designator: Reference designator management improvements now track the user-modified references and allow finer end-user control over managing the part references for the entire design. A reference designator can be interactively set as user-assigned through the newly added “User-Assigned” flag to preserve designators and references in conjunction with the Preserve Designator and Preserve User-Assigned Valid References in the Annotate window. Capture will also mark a reference designator as user-assigned if the reference is manually changed in Property Editor, manually changed in the schematic canvas, or changed by the board through back-annotation.
  • Design Level auto reference: In addition to schematic-level annotation, design-level annotation is now available by selecting the Design Level option in the Miscellaneous tab of the Preferences dialog box. An option to preserve references when copying is also available.
  • Browsing/viewing designs created in earlier versions: Designs created using earlier versions of Capture can now be opened and viewed without requiring the design to be uprev’ed. Such designs only need to be uprev’ed when the design is actually saved.
  • Closing all tabs: Canvas tabs can now all be closed, or all but this tab closed with an RMB selection. Right-click on the tab and choose the appropriate option (Close, Close All Tabs, or Close All Tabs But This.
  • Custom design rule check (DRC): Though Tcl scripting, user-defined schematic and circuit checks can be created and added to the Capture DRC routines. Several R&D examples include checks for hanging wires, device pin mismatches, overlapping wires, reference prefix mismatches, port-pin mismatches, and shorted discrete parts.




  • Project Save As enhancements: While saving a project in 16.6, a project name that is different from the design name can be specified to mimic the manual process of copying/moving a product from one hard-drive location to another. Options include the ability to copy/move all referenced files, ensuring that all links are updated while saving.
  • RefDes support alignment: Capture and CIS now handle references and designators in the same manner, eliminating the need for manual Reference Designator corrections in the CIS database and BOMs. CIS now supports all reference designator formats including as U2N, C1_R, C12-1, R7-TOP, MP_2V5_REF, and TP3V3_0. Also, the reference designator for multi-packages is consistent (e.g. MP_2V5_REF will be MP_2V5_REF not MP_2V5_REFA).

  • Linking external design parts: Referenced parts of the external design can now be linked at the group or subgroup level.
  • [CIS ONLY] CIS performance increase: The overall performance for CIS operations, especially when dealing with very large databases or queries, has been significantly improved.
Large Database Operation
 16.50.S017 or earlier  16.6
 CIS Explorer – Open  40 seconds  4 seconds
 CIS Explorer – Query (3000 parts)  50 seconds  4 seconds
 CIS Explorer – Explore (3000 parts)  50 seconds  3 seconds
 Part Manger – Add a group in a variant (7000 parts)  15 seconds  4 seconds
 Part Manager – Display group parts (7000 parts)  10 seconds  2 seconds
 Part Manager – Display variant Parts (7000 parts)  10 seconds  2 seconds
 Part Manager – Select all part rows in a group (7000 parts)  > 500 seconds  < 1 second


  • [CIS ONLY] Tcl customization for CIS Explorer: CIS Explorer can be custom-configured with user-definable actions and capabilities. (For example, customized part placement checks can disable placement of an EOL part or provide a warning if part procurement has a long lead time). Query result rows can also be customized.  (For example, rows can be highlighted blue for recommended parts or red for parts not recommended or allowed.)



  • [CIS ONLY] Multi-value support: Any CIS field can now be set as multi-valued for component instances with numerous information or content sources (e.g. lists for multiple datasheets/application notes or multiple PSpice models for a component).

16.5 Features and Enhancements
  • Graphical Operation Locking (GOp): The GOp locking feature in Capture now allows you to lock the different parts of a schematic design. Lock objects on a page, folder, or even the complete design. This feature prevents inadvertently moving or deleting parts of a design that are locked. Designs requiring alteration will need to be unlocked before any changes are made.

  • Placement Report: Generate a report of the X and Y locations of the placement of the parts on a schematic. This report, generated as a .CSV file, provides these details of the parts:

    • Reference Designator
    • Part Name
    • Schematic Name
    • Sheet Number
    • File System Location of the Part Library
    • X and Y co-ordinate location

  • Find Results Report: After executing the Find command on a design, generate a report for the results from the command. By running the Find command to search for different types of objects in a design, the search results display in different tabs of the Find window, allowing you to export the data from each tab.

  • Net Groups: OrCAD Capture introduces the concept of the NetGroup that allows you to create groups of nets. A NetGroup can include a group of scalar nets, vector nets, or a combination of both. Capture allows you to create Named NetGroups that can be used across a design or exported to other designs. Alternatively, for one-time use, you can create an Unnamed/Adhoc NetGroup.

    The new NetGroup Connector can be used to intelligently merge and tap out signals. It can also be used to generate net names for connected signals.

  • CIS.INI Settings: While the Capture INI settings are always dynamic, the CIS settings are more or less static and usually do not change after the initial CIS database related setup. You may often need to clear out and reinitialize your Capture INI settings, but may still want to retain the CIS settings. To allow this, OrCAD 16.5 now retains the CIS INI settings in a separate back-up file. This file retains the CIS INI settings that Capture will retrieve when it re-initializes the Capture INI settings.

  • Partial Design Simulation: The 16.5 release comes with the productivity enhancing feature of partial design simulation. You can now identify individual components of any design, and, using the partial design simulation feature, simulate only selected portions. Using this feature, you can simulate different circuits in the design with different simulation profiles. You can also netlist only a particular portion of the design. In addition, you can compare and merge portions of a design quickly.


16.3 Features and Enhancements
  • Auto Wiring: In complex designs containing a large number of parts, the task of wiring the parts together is often a time consuming and tedious task. Wiringmultiple pins to a bus can also be a tedious and repetitive task. Capture now includes an Auto-Wiring feature that allows you to wire two or more pins or wires on your schematic page. To wire multiple points on your page, you simply need to select all the points and choose the available Auto Wiring options (Auto-Wire Two Points or Auto-Wire Multiple Points) Besides wiring multiple points on your page, you can also wire points to a bus using the Auto-Connect to Bus option.

  • Associate Project Type: When you create a new project in Capture, you select the project type. After working on the project you may need to change the project type. For example, you may need to change the project type from Schematic to Analog or Mixed A/D type. Capture now includes the option to change the project type of any existing Capture project.

  • Design Navigation Improvements: Capture 16.3 now allows you to create Intersheet references on flat designs, simple as well as complex hierarchical designs. Design navigation in Capture now also includes signal navigation feature to navigate the connected signals on a design. This feature allows you to select a signal that you want to trace Capture then browses for all the connected signals on the design. Finally, you can select and highlight the signals from the browse list.

  • Wire Styling Options: You can now change the look and feel of a wire or a net on a schematic page by changing the color, line style or line width.

  • Color Part: Capture now allows you to alter the look and feel of the block to change the color of a specific block in your design. You can even add a picture to the block that acts as a visual representation of the implementation below the block.

  • Embedded Images: Now you can embed a large number of image types into a schematic page. The image types now supported by Capture include BMP, JPEG, GIF, PNG and TIFF.

  • OLE Object Support: OLE Object support in Capture allows you to embed or link an object on your schematic page. The object types that you are allowed to embed or link are defined by the applications and files available on your computer. This feature allows you to annotate your schematic pages with any external data (information) that you need to enhance the usability and readability of your design.

  • Bexier Curves & Elliptical Arcs: Capture now allows you to place elliptical arcs and multi-point bezier curves on your schematic pages.

  • PCB Editor 3D Footprint Viewer: The PCB Editor 3D Footprint viewer provides a three dimensional view of the footprint symbol of a selected part on the schematic or the part editor. Along with the footprint symbol, the viewer also displays pin numbers and pin names. On the viewer, you can view a footrpint from different perspectives: top, bottom, front, back, left, right and isometic (a 120° angle view). Besides viewing the footprint, you can also use the 3D measure tool to measure any distance across the footprint canvas and across the x, y or z axis on the canvas.

  • User Defined Pin Shapes: You can now create your own pin shapes Capture. You then use these pin shapes when you create new part or if you want to edit the pins on an existing part. The pin you create can include any shape available in Capture including elliptical arcs and bezier curves.

  • Scripting Support: The 16.3 release of Capture includes a scripting functionality that allows you to execute a Capture command through a command prompt. Capture also provides the facility to store and later replay the command.

  • Locking Objects on Board & Schematics: The Capture - Allegro flow now includes an object locking feature. This feature allows you to temporarily lock and object on your schematic or board while you are cross-probing. This will help to avoid shifting (with the potential of breaking connectivity) of a component on the schematic or board during the cross-probe operation.

  • Output Warnings Filter: During PCB netlist creation, you now have the option to ignore the following electrical constraints:
    • PROPAGATION_DELAY
    • RATSNEST_SCHEDULE
    • RELATIVE_PROPAGATION_DELAY
    • DIFFERENTIAL_PAIR
    • NET_SPACING_TYPE
    • NET_PHYSICAL_TYPE
    • ELECTRICAL_CONSTRAINT_SET
    • RATSNEST_SCHEDULE
    • VOLTAGE
    • MIN_LINE_WIDTH
    • MATCHED_DELAY
    This means that these electrical warnings are ignored when the design is forward annotated to layout. Also, if any of the above constraints is defined on the board, these constraints will again be ignored in the back-annotation process. You can now also decide if you want to output netlist warnings during the netlisting. And you can choose specific warnings (by ID) to ignore.

  • Power pin Enhancments: Capture now includes a new Assign Power Pins command that allows you define invisible power pins as NC pins. This ensures that you then only need to route the power pins that are not set as NC pins.

  • Electrical Rules: The DRC check in Capture is now separated out between physical rules and electrical rules. So you can now choose to run design checks from the available physical and / or electrical rules.

  • Check & Save: The new Check & Save option (available through the project manager File menu) allows you to run a DRC on the currently checked electrical rules in the DRC dialog. Since the DRC rules are defined by project, you need to define the electrical rules for a project and run the DRC check once on the current project. Subsequently, you can use this shortcut to execute the selected electrical DRC checks on the design.

16.2 Features and Enhancements
  •     Usability enhancements
  •     Enhanced OrCAD Capture and PCB Editor integration
  •     Improved FPGA design-in functionality
  •     New annotation type option
  •     DRC enhancements
  •     Netlist enhancements
  •     L2A integration in OrCAD Capture
  •     User interface updates
  •     CIS RDBMS support
  •     CIS configuration file in XML format
  •     New ActiveParts Portal in ICA

16.0 Features and Enhancements

  •     Place and move drawing objects on fine grid independent of connectivity objects
  •     Enhancements to archiving mechanism for PSpice model libraries
  •     Cadence Help
  •     Support for mechanical parts and assemblies in standard CIS BOM

15.7 Features and Enhancements

  •     Controlled annotation of parts
  •     PSpice ground zero symbol
  •     Mouse wheel support
  •     New option to set the drag behavior
  •     New unit values in the signal flow properties UI
  •     Customize netlist formatter
  •     Descend hierarchy using the mouse button double-click
  •     Saving queries
  •     Version 11.0 of Crystal Reports

10.5 Features and Enhancements

  •     Split part symbol generation enhancement
  •     Archiving enhancement
  •     Differential pairs between flat nets
  •     New part creation from spreadsheet
  •     Assigning signal flow properties to a bus
  •     Setting preferences for linking a placed part to a database part
  •     Viewing design variants information

10.3 Features and Enhancements

  •     Split part symbol generation
  •     Signal property flow to PCB Editor
  •     Page navigation
  •     Replace cache with preserve reference designator
  •     Import the latest Xilinx and Altera formats

10.0 Features and Enhancements

  •     Design-level property management
  •     Unlimited undo/redo
  •     Label states for what-if scenarios
  •     Enhanced support for simulation profiles
  •     New directory structure for analog projects
  •     Annotation improvements
  •     Soft save
  •     Automatic backup of designs
  •     Dynamic port/pin updates on hierarchical blocks
  •     File locking for team design
  •     Ability to run multiple versions of OrCAD Capture
  •     Printing and plotting enhancements
  •     Support for design reuse in OrCAD Layout
  •     Significant improvements in OrCAD Capture-Allegro PCB flow
  •     Push occurrence properties into instance utility
  •     Support for Xilinx Design Manager version 4.1 and 4.2 output files
  •     Improved EDIF 2 0 0 import/export functionality


DescriptionType
Cadence® OrCAD® Capture is the industry standard in PCB schematic entry, it is one of the most popular systems because of its intuitive use model and out-of-the-box capabilities.
DataSheet (PDF)
Detailed review of Cadence OrCAD Capture describing why it is THE choice for PCB schematic entry in the world today
DataSheet (PDF)
This presentation demonstrates how unique automated wiring capabilities in Cadence® OrCAD® Capture free you from tedious point and click methodology.
Video
Learn how to easily navigate your Capture design using intersheet references
Video
This demonstration will highlight how easy it is to download part distributor information directly into OrCAD Capture CIS, how CIP can help automate new part requests, and much more...
Video
Learn how to use Autodesk Vault to manage revision control and check-in and check-out process directly within OrCAD Capture
Video
This new free OrCAD app enables you to create intelligent searchable PDFs. Learn how.
Video
By combining schematic design capture technology, based on OrCAD® Capture, with extensive simulation and board layout technology, Cadence helps you capture design intent correctly the first time.
DataSheet (PDF)
The EMA Component Information Portal™ (CIP) offers Cadence® OrCAD® Capture CIS users a comprehensive ‘off-the-shelf’ component data management environment.
DataSheet (PDF)
This article explains what Component Data Management is and why it is so important to efficient quality design.
Application Note
EDABuilder contains the most advanced PDF datasheet extraction, schematic symbol automation, and PCB footprint / land pattern automation to eliminate manual processes and create component libraries in a fraction of the time.
DataSheet (PDF)
MakeCAP Power integrates with the Cadence® high-speed PCB design flow to easily embed high-speed properties.
DataSheet (PDF)
Cadence® OrCAD® PCB design suites combine industry-leading, production-proven, and highly scalable PCB design applications to deliver complete schematic entry, simulation, and place-and route solutions.
DataSheet (PDF)
Tait Improves PCB Design Productivity by 30% Using Cadence Allegro Platform
Customer Success Story
This short demo shows how OrCAD Capture and PSpice can be used together to improve circuit design.
Video
Learn how to quickly associate your PSpice models with your OrCAD Capture Symbols
Video
OrCAD Capture provides a seamless integration singal integrity simulation allowing designers to quickly run simulations at the design stage and transfer data back to the schematic in terms of design rules.
Video
See how easy it is to align and distribute objects in OrCAD Capture to improve your schematic flow and readibility.
DataSheet (PDF)
Learn how Team Design for OrCAD enables true collaborative design within the OrCAD Capture design flow. Control page access. Check-in Check-out and manage revisions.
Video
OrCAD Capture How To Videos (YouTube)
The following series of How To videos are brought to your from
Parallel Systems.  A Cadence Channel Partner serving the UK. 

Contact EMA