Cadence PSpice A/D


Cadence PSpice combines industry-leading, native analog and mixed-signal engines to deliver a complete circuit simulation and verification solution that meets the changing simulation needs of designers at all stages of the design cycle.

Cadence® PSpice® is a full-featured analog simulator with support for digital elements to help solve virtually any design challenge—from high-frequency systems to low-power IC designs. Based on SPICE, the powerful simulation engine integrates easily with Cadence PCB schematic entry solutions, improving time to market and keeping operating costs in check. An interactive, easy-to-use graphical user interface provides complete control over the design process. Because of its popularity, resources for PSpice are widely available and include models from many vendors, built-in mathematical functions, and behavioral modeling techniques.

Additional capabilities such as Smoke, Sensitivity, and more can be added to PSpice with the Advanced Analysis Package.
Learn More

  • Improved simulation times, reliability, and convergence on larger designs
  • Improves speed without loss of accuracy via integrated analog and event-driven digital simulations
  • Explores circuit behavior using basic DC, AC, noise, and transient analyses
  • Allows system-level interfaces to be tested with actual electrical designs using SLPS
  • Library selection of 30,000+ analog and mixed-signal models
  • Allows for automatic identification of analog and digital signals and applies A-to-D and D-to-A interfaces
  • Explores design relationships with “what if” scenarios before committing to hardware
  • Identifies and simulates functional blocks of complex circuitry using mathematical expressions, functions, and behavioral devices
Cadence® PSpice® A/D combines industry-leading, native analog and mixed-signal engines to deliver a complete circuit simulation and verification solution that meets the changing simulation needs of designers as they progress through the design cycle.
Industry Standard Circuit Simulation
Circuit Simulation allows you to easily set up and run simulations, and then cross-probe simulation results from probe...
PSpice Probe
Probe Windows allows users to choose from an expanded set of mathematical functions to apply to simulation output variables.
Integration with Design Entry Tools
Design Entry and Editing in PSpice A/D integrates seamlessly with the Cadence front-to-back PCB design flow,...
Unmatched Speed and Performance
PSpice simulation is the fastest way to simulate your circuits and includes highly valuable features such as Checkpoint Restart and Auto-Convergence...
30,000+ Library Models
Model Library Users can select from more than 30,000 analog and mixed-signal models of devices made in North America, Japan, and Europe.
Visit the OrCAD EE Designer Suite page to learn more about these products.
EE Designer Suite
EE Designer Plus Suite
OrCAD PCB Professional with PSpice
OrCAD Capture Design Entry
Capture Schematic Entry

Hierarchical Design
Library & Part Editing
OrCAD PCB Editor

Gerber Generation
PSpice Simulation
DC & AC Sweep Analysis
Transient Analysis

Analog Behavioral Modeling

Stimulus Editor

Model Editor for Characterization
Waveform Viewer and Analyzer

Optimizer     Advanced Analysis
Sensitivity Analysis
    Advanced Analysis

Monte Carlo Analysis
Advanced Analysis

Smoke Analysis
    Advanced Analysis

Parametric Plotter
    Advanced Analysis

Electro-Mechanical Simulation     MATLAB Simulink
MATLAB Simulink

Learn more about the Advanced Analysis and the MATLAB Simulink Options.
Version History: 16.6 | 16.5 | 16.3 | 16.2 | 16.0 | 15.7 | 10.5 | 10.3 | 10.0

Note: QIR refers to quarterly incremental release which deliver new features in between major releases. This accelerated release schedule was introduced in release 16.6. QIR releases are available to all customers on active maintenance.

16.6 Features and Enhancements

QIR #7 (PDF)
  • PSpice Learning Resources Update: Users can use the new Digital Electronics and Data Convertors chapters with working examples that have been added to the Basic Electronics book in Learning PSpice.

  • Speed Upgrades: Users can take advantage of the 5 levels of speed upgrades with the default set at a level 3, (speed level should be set at 0 for compatibility with previous releases). The speed levels will allow for faster switching of devices and show substantial improvement from the previous release.

  • Enhanced Multicore Support: Removed multi-core usage limit (previously maxed out at 4 cores).

  • Convergence Improvements: With QIR7 improvements, users are recommended to use lower values of ITL4 to achieve convergence and performance compared to previous releases requiring high ITL4 values using Switches circuits to achieve convergence. This will help to eliminate performance and mathematic errors.

  • Hysteresis Core Loss Calculator: Users can now use this app that measures Steady State loss of energy in a magnetic core for power supplies.

  • New Simulation Reporting Capabilities: Users are now able to generate an HTML report for Analog Transient simulation where average, RMS, and Peak values of Current, Voltage, and Power can be reported. This is user customizable and there is a TCL source available in the installation hierarchy.

  • Enhanced PSpice Model Search Utility: Now PSpice Advance Analysis libraries, such as, aa_igbt.olb, and so on are added to the PSpice Part Search database so you are able to search and then place in your designs. The symbol viewer within the Searcher has also been updated.

  • Object Distribution Feature: Enhanced to force equal spaced distribution by default.

QIR #6
  • Windows 8 / 8.1 Support

QIR #5
  • Frequency Response Analysis: New method to calculate open loop gain for switching circuits from transient analysis using Middlebrook's Method (blog article).

  • New PSpice Modeling Apps: Modeling applications provides a rapid, extremely easy to use, and fully integrated method to create various types of modeling devices during design entry as needed for simulation. Modeling apps added in this release include:

    • Switches (6 types)
      • Time controlled - normally open time based switch; closes at Tclose
      • Time controlled - normally closed time based switch opens at Topen
      • Voltage controlled - switch controlled by external voltage source
      • Voltage controlled - switch with hysteresis controlled by external voltage source
      • Current controlled - switch controlled by external current source
      • Current controlled - switch with hysteresis, controlled by external current source
    • Transient Voltage Suppressors (TVS) - Support for three output waveforms
      • Sinusoidal
      • Triangular
      • Square
    • Independent Sources (7 types)
      • Pulse
      • Sine
      • DC
      • Exponential
      • FM
      • Impulse
      • Three Phase
    • PWL Source (2 types)
      • Voltage PWL
      • Current PWL

  • PSpice Quick Place Menu Updates: New options have been added to quick select and place simulation-ready components for PSpice. New sub menus include
    • PSpice Ground
    • Common Discrete Components

  • PSpice Part Search: PSpice part search is now included in the base install. PSpice part search makes it quick and easy search for and place simulation-ready PSpice components from the thousands of parts in the Cadence-installed libraries (blog & movie)

  • Learning PSpice Update:A new learning PSpice module covering analog behavioral modeling has been added (Learning PSpice Overview)

  • Random Functions: Three random function options have been added. Random functions are useful to quickly and easily add in noise and parametric variances (Tutorial)
    • RND - returns new random value at every time point
    • RNDR - returns new random value at start of each new analysis
    • RNDC - returns new random value at start of each new Monte Carlo, temperature, or stepping run

  • PSpice Model Assignment on Component Instance: Easily associate PSpice models through new Associate PSpice Model command available on right mouse button (RMB) when component is selected

QIR #4 (PDF)
  • Frequency Response Analysis: New method to calculate open loop gain for switching circuits from transient analysis using Middlebrook's Method (blog article).

  • Learning PSpice Update: Added a new Power Electronics module. Complete theory and design with examples included. Accessible through Help>Learning PSpice (learning module review)

  • Comments as PSpice Directives: All comments in the Capture canvas starting with @PSpice are net-listed into the .cir file. Used to quickly define commands not available through standard PSpice setup GUI

  • Option to Ignore DML Error: New option in the IBIS2Spice command to DML checks and attempt at translating to Spice.

  • New Convergence Options: The following convergence options are now available in .OPTIONS
    • RMIN
    • BPPseudoTran
    Can be added as PSpice directives in Capture using the @PSpice command text.

  • Global Parasitics Support Convergence Option: Ability to set minimum parasitics for the following devices
    • BJT
    • JFET
    • MOS
    Single option adds same parasitic value to the device capacitors.
  • Expression Support: Now available for the the .TRAN, .OPTIONS, and .FOUR commands

  • .DAT File Post Processing: TCL function support in circuit file allows auotmated post-processing of any PSpice output file

  • Capture Simulation Parameters: New Probe statement supports P() function to capture parameter values in .DAT file
QIR #3
  • Option to Apply Parasitics Globally: On analysis of a large number of PSpice designs it was found that a number of issues were caused by ideal devices (without parasitics). An example is in the case of a Diode. Using an ideal diode with parasitics can lead to convergence and performance issues as the simulator quickly moves ot very small timesteps and often reaches over to minimim timestep thresholds. New options are now available to set a minimum parasitics value level for Diodes and BJTs globally.

  • "10p files for Convergence Failure" Option: This new option allows the operating point values even if a convergence failure has occurred. This avoids cases where the user was left with previous bias point values on convergence failure.

  • CSHUNT On/Off Option: In a number of cases – the nodes values do not stabilize because one or more feedback path has no delay in path. The successive iterations within PSpice solver results in node oscillations and convergence errors. The PSpice 16.6 QIR 3 provides CSHUNT option that adds capacitors of specified value to the nodes.A default value of 1.0E-12 is recommended though it can be changed from case to case basis.

  • Enable Continuation Methods: These are a series of transient convergence methods that are applied when all other options have failed. This method allows PSpice simulator to override default solution search schemes and apply other heuristic algorithms. An example of such an algorithm is to reject the last successful time point and start working out the simulation solutions from the time point previous to the last successful time point. New Heuristic algorithms will continue to be added under this option in subsequent releases.

  • Learning PSpice - Adding Yout Own Content: A new chapter is available in the Learning PSpice module. This chapter explains the steps required to add your own content, lessons or appnotes to PSpice.

  • Subcircuit Definition: Subcircuit definitions in PSpice can now support any character length.

  • Fourier Output: Fourier output now supports NUMDGT
QIR #2
  • PSpice Modeling App: New FREE app to enable quick accurate creation of PSpice parts directly on the Capture schematic using a wizard style interface. First version of the app includes the following model generators. This app can be downloaded at the OrCAD Capture Marketplace
    • Sources
    • RF Inductor
    • Zener Diodes

  • Advanced Simulation Options: New options have been added to the Advanced Analog Options dialog box for improved convergence
    • Shunt Capacitance (CSHUNT)
    • Diode Ohmic Resistance (DIODERS)
    • Diode Junction Capacitance (DIODECJO)
    • Alternate Path Search (TRANCONV)
    • Debugging Convergence Failure (CONVAID)
    • Bipolar Junction Transistor (BJT) Capacitance (BJTCJ)

QIR #1
  • Numerous CCR fixes

Base Release
  • Advanced control options: Numerous advanced convergence and simulation control options/parameters have been added or exposed, giving users greater control over simulation and convergence. These options include: bias-point convergence, voltage limiting, worst-case deviations, max-time step control, pseudo transient, and relative tolerance.

  • Probe .dat upgrade to 64-bit precision: PSpice now generates 64-bit data precision in the .dat file output. This ensures higher precision compared to the 32-bit .dat file data from previous releases. (As an example, in previous releases, when a very small amplitude voltage is superimposed on a large voltage, the resulting voltage lost its resolution in a 32-bit .dat file.)

  • UNDO support for captured netlists: Netlisting to PSpice now preserves UNDO, making it easier to make iterations and modify parameters, components, and connectivity.

  • Enhanced IBIS support: The IBIS to PSpice model now supports V-T curves for all IBIS models up to version 5.0

  • Multi-core engine support: Enhancements to multi-core support and I/O read-write provide significant performance improvements. Focused performance enhancements, especially for large designs or designs with complex model instances (MOSFETS, BJT), also boost performance.

  • Encryption enhancements: Upgraded model encryption now includes 256-bit (AES) encryption support.

  • Tcl-based customization: Advanced Analysis, simulation, and .dat file access can be accessed and extended with user-definable actions and capabilities. This enables an environment that can be enhanced to specific flows and needs, and allows users to leverage enhanced features and design capabilities.

16.5 Features and Enhancements
  • New Models
    • MOSFET Drivers
    • Alkaline Battery
    • Optocouplers
    • Voltage Mode Control PWM Controller Models
    • Offline Switches
    • Power Inductors
    • Solid State Relays
    • Charge Pump-based DC/DC Regulator
    • Integration of Operational Amplifier Models from Vendor

  • Partial Design Simulation: The 16.5 release comes with the productivity enhancing feature of partial design simulation. You can now identify individual components of any design, and, using the partial design simulation feature, simulate only selected portions. Using this feature, you can simulate different circuits in the design with different simulation profiles. You can also netlist only a particular portion of the design. In addition, you can compare and merge portions of a design quickly.

16.3 Features and Enhancements
PSpice A/D release 16.3 provides users with a complete makeover of its waveform environment, along with new usability improvements, enhanced cursor support, and new simulation models. Cadence PSpice Advanced Analysis contains all the productivity and usability improvements highlighted in PSpice A/D.
  • Easy To Use Pop-Up Menu for Traces: The context-sensitive menu for traces is now more usable with all the trace related options grouped together. When users select a trace and right-click, they are presented with the options in context of the trace.

  • Easier Access to Trace Properties: Users can now choose Trace Property in the trace pop-up menu to open the Trace Properties dialog box. This dialog box gives a range of choices to change color, pattern, width, and symbol for a selected trace, making it easier to identify individual traces. This dialog box also allows users to easily hide all traces or show all traces.

  • Controlling Background and Foreground Colors: Users can now specify different colors for the background of the Probe window, as well as grids and axis lines in the foreground.

  • Customizing Auto-Rotation of Trace Color: PSpice A/D 16.3 users can choose to change the default trace colors from an extended list of 145 supported colors.

  • Setting Cursor Width and Color: The Cursor Settings tab of the Probe Settings dialog box allows users to specify the vertical and horizontal width and color for two cursors. The number of cursor digits can also be specified.

  • Placing Cursors Across Multiple Traces and Plots: PSpice A/D 16.3 users can add cursors across multiple traces and plots. The cursor window displays values for the different traces.

  • Exporting and Copying Cursor Data: PSpice A/D 16.3 users can export the cursor information to a comma separated value (.csv) file that can then be opened in various tools, such as Microsoft Excel. Users can also copy selected values from the cursor window and paste the information from the clipboard to any text editor.

  • Dockable Cursor Window: In PSpice A/D 16.3, the Cursor window is now dockable and can be placed anywhere the user finds convenient.

  • Exporting Comma Separated (CSV) Files: Users can now easily export trace information as .csv files by choosing File Export Comma Separated in the PSpice A/D Probe window. The trace information for specified variables will be exported to a location and file as specified by the user and can be read using various tools, such as Microsoft Excel.

  • Faster .dat File Import and Export: In previous releases, the performance of large .dat files 2GB or more in size was improved. In the 16.3 release, the performance when opening a .dat file has been enhanced for files of all sizes.

  • Highlighting In Circuit And .out Files: In PSpice A/D 16.3, circuit and .out file syntax are presented in easy to read colors that highlight the different groups, such as text, numbers, comments, expressions, operators, and keyword. Users can also specify their own color schemes for the files.

  • New Design Templates: PSpice A/D 16.3 comes with a set of design templates covering basic electronics circuits and SMPS topologies. These design templates cover the range of analog, digital, and mixed designs. Users can use the new design templates, which are a combination of design and simulation profiles, as a starting point for new designs.

  • New Models in 16.3: More than 330 new models are now available for simulation in PSpice A/D 16.3 under the following categories:
    1. Pulse Width Controlled (PWM) Models
    2. Linear Regulators
    3. Zener Voltage Regulators
    4. Glass Passivated Zener Diode

16.2 Features and Enhancements
  • New supported devices in Smoke analysis
  • New MOSFET device model BSIM4 support in PSpice
  • User interface updates
  • New supported devices in Smoke analysis
  • Enhanced performance for large DAT files
  • New models
  • Checkpoint restart support for digital and mixed circuits

16.0 Features and Enhancements
  • Checkpoint restart
  • Auto-convergence
  • Run in resume mode accessible from GUI
  • Minimum step size
  • Usability enhancements
  • Improvement in performance
  • Cadence Help
  • Documentation enhancements

15.7 Features and Enhancements
  • Encrypting PSpice models
  • New Windows XP look and feel
  • Faster invocation of tool
  • New and improved documentation interface
  • New vendor libraries: IRF, Vishay Siliconix, Coilcraft
  • Better integration with PSpice SLPS interface
  • REFDES-based filter in PSpice Advanced Analysis

10.5 Features and Enhancements
  • Enhanced behavioral support
  • Support for Philips Mextram 504 model
  • Model import wizard
  • Magnetic Parts Editor
  • Support for European notation
  • Behavioral libraries
  • New vendor models

10.3 Features and Enhancements
  • Monte Carlo history support
  • Import waveforms
  • SPLS interface
  • Version information
  • Battery model
  • Model enhancements
  • Probe enhancements

10.0 Features and Enhancements
  • Enhancements in the support for simulation profiles
  • New directory structure for analog projects
  • Support for BSIM3 version 3.2 MOSFET model
  • Advanced Analysis Optimizer enhanced to support curve-fitting
  • Availability of Advanced Analysis libraries
  • Enhancements for handling large data files
  • Ignoring convergence errors in multi-sweep analysis
  • Controlling Advanced Analysis on individual devices
  • Sensitivity enhancements in Advanced Analysis
  • Using custom derate files in the Smoke flow
Learn how PSpice Optimizer allows you to automatically adjust your PSpice model's parameter or component values, from a datasheet or bench measurements, to get the best fit on your PSpice model.
Get tips from the experts to maximize your simulation effectiveness.
Recorded Webinar
Multipliers are often used for signal processing applications. In this note, two examples are presented to illustrate the use of a multiplier to make an amplitude modulator and a frequency doubler.
Application Note
This app note from Cadence takes a look at examples of how the Analog Behavioral Modeling feature in the Cadence® PSpice® environment can cope when generic SPICE fails.
Application Note
The “eye” display is frequently used to illustrate the voltage and timing margins present in a system transmitting digital data. This App note will show how to use PSpice Probe's macro feature to generate an "eye" diagram
Application Note
With "digital worst-case timing simulation," you are able to use Cadence® PSpice® A/D to evaluate the timing behavior of your digital and mixed analog/digital designs as a function of component propagation delay tolerances.
Application Note
Analog Behavioral Modeling (ABM) can be used to model a nonlinear resistor through use of Ohms law, tables, and expressions which describe resistance. This application note provide several examples.
Application Note
The nonlinear capacitor is modeled by using ABM (Analog Behavioral Modeling) available in PSpice.
Application Note
Input and output characteristics of circuits can be expressed in terms of scattering parameters (s-parameters). By adding two subcircuits, s-parameter data can be printed to the output file or displayed in the Probe window.
Application Note
EMA’s Switch Mode Power Supplies (SMPS) workshop shows how to use Cadence® PSpice® A/D and Cadence PSpice Advanced Analysis to design and analyze switch mode power supplies.
Sample Files (ZIP)
Cadence® PSpice® A/D combines industry-leading, native analog and mixed-signal engines to deliver a complete circuit simulation and verification solution.
DataSheet (PDF)
This article uses readily available Pspice Macromodels in conjunction with simple circuit techniques to explain how to enhance the designer's ability to ensure that his designs are functional and stable.
Application Note
This is a short playlist that explains the PSpice SLPS integration and provides several demos.
This short demo shows how OrCAD Capture and PSpice can be used together to improve circuit design.
Learn how to quickly associate your PSpice models with your OrCAD Capture Symbols
Learn how PSpice Optimizer enables you to quickly and accurately tune your circuits to meet your unique design requirements.
See the new frequency response analysis capabilities in PSpice 16.6 which allows designers simulating DC-DC converters (ex: switch mode power supplies) to easily calculate open loop gain ensuring circuit performance and stability.
PSpice How To Videos (YouTube)
The following series of How To Videos are brought to your from
Parallel Systems.  A Cadence Channel Partner serving the UK. 

Contact EMA