Via Stub Resonance and Signal Integrity

If you’ve spent days debugging a high-speed serial link that passes DC continuity checks but fails at 10 Gbps, you’ve likely met the via stub. When you get to gigahertz signaling, vertical interconnects are no longer just simple copper barrels connecting layers; instead, they behave as transmission lines at these high frequencies. The transmission line becomes more complex, and the unused portion of that barrel, called the stub, can become a detrimental resonator. As edge rates accelerate, the physical length of a via stub transitions from a negligible parasitic capacitance to an element capable of notching out your signal. For engineers moving from sub-1 GHz designs to 25+ Gbps interfaces (such as PCIe Gen 4/5 or 100G Ethernet), understanding via stub resonance and signal integrity is important.

The Physics of Via Stub Resonance

A via stub is an open-ended transmission line branching off your main signal path. When a high-speed signal hits the junction where the trace connects to the via, the energy splits. Part of it travels down the intended path, but a portion travels down the stub, hits the open end, and reflects back. At low frequencies, this reflection happens so fast that it merely looks like extra capacitance, slightly degrading the edge rate. However, as the frequency increases, the timing of this round trip becomes greater. When the round-trip delay of the signal traveling down the stub and back equals half a period of the signal frequency (180 degrees out of phase), the reflected wave destructively interferes with the incoming signal. This phenomenon is known as quarter-wave resonance. Mathematically, the stub becomes a short circuit at the resonant frequency (fres), creating a deep insertion loss null (a “suck-out”) that looks like a notch filter in your S-parameter (S21) plot.Mathematically, the stub becomes a short circuit at the resonant frequency (fres), creating a deep insertion loss null (a “suck-out”) that looks like a notch filter in your S-parameter (S21) plot.

Calculating the Resonant Frequency

The fundamental resonant frequency can be estimated using the quarter-wavelength relationship:

Where:

• c = Speed of light (~11.8 inches/ns or ~3e8 m/s)
• Lstub = Length of the via stub (inches)
• Dkeff = Effective dielectric constant of the via structure (typically slightly higher than the bulk Dk due to the antipad geometry)

Stub Length vs. Resonance

To visualize the impact, let’s look at how stub length correlates to the first resonant null. In the table below, we assume a typical FR-4 material with a Dkeff of roughly 4.0.To visualize the impact, let’s look at how stub length correlates to the first resonant null. In the table below, we assume a typical FR-4 material with a Dkeff of roughly 4.0.

Table 1: Relationship between stub length and the first resonant frequency null (assuming Dk=4.0). Notice the trend: A standard 62-mil (1.6mm) board thickness can be a dealbreaker. If you route a signal from Layer 1 to Layer 3 on a 20-layer board, you might leave a 50+ mil stub hanging below. That stub will resonate right in the middle of a 25 Gbps data band, killing the link.

Mitigation Strategies

Once you identify a potential via stub resonance and signal integrity conflict, you have three primary ways to fix it. Each has a cost-benefit trade-off regarding fabrication complexity and signal performance.

• Strategic Layer Routing: The “free” fix. Route high-speed signals from the top layer to the bottom layer (or very near the bottom). This naturally utilizes the full barrel length, leaving virtually no stub.
• Backdrilling (Controlled Depth Drilling): This is the industry standard. After plating, the fab house uses a slightly larger drill bit to bore out the unused portion of the copper barrel from the backside.
• Blind and Buried Vias: The premium option. Blind vias connect an outer layer to an inner layer without penetrating the whole board. Buried vias connect internal layers only. This eliminates stubs entirely but significantly increases lamination cycles and cost.

Backdrilling: The EMA/Cadence Workflow

Backdrilling is often the “sweet spot” for cost vs. performance, but it requires communication with your fabricator. You cannot simply put a note on a drawing and hope for the best. In Allegro X and OrCAD X PCB Designer, you can explicitly define backdrill requirements.

• Constraint Manager: You can set a “Max Via Stub Length” rule on critical nets (e.g., specific differential pairs).
• Padstack Editor: Modern workflows allow you to define backdrill parameters directly in the padstack, ensuring the drill diameter is correctly oversized (typically +8 to +10 mils over the primary drill) to remove all plating without damaging internal annular rings.

Simulation: Don’t Guess, Verify

Rule-of-thumb calculations are great for a napkin sketch, but real-world vias are complex. Factors like the return path via location, antipad size, and adjacent plane layers affect the Dkeff and the overall impedance profile.Rule-of-thumb calculations are great for a napkin sketch, but real-world vias are complex. Factors like the return path via location, antipad size, and adjacent plane layers affect the Dkeff and the overall impedance profile. This is where full-wave solvers are used. Tools like Cadence Sigrity Aurora allow you to run reflection analysis specifically targeting these discontinuities. By simulating the actual geometry, you can see the S-parameter plots and verify if the “dip” in insertion loss falls safely outside your operating bandwidth. Common Simulation Checkpoints:

• S11 (Return Loss): Look for spikes indicating strong reflections.
• S21 (Insertion Loss): Look for the tell-tale sharp drop (notch) at the resonant frequency.
• TDR (Time Domain Reflectometry): Visualize the impedance discontinuity of the stub as a capacitive dip followed by an inductive rise.

Best Practices for Via Stub Resonance and Signal Integrity

To ensure your next high-speed design doesn’t have via stub resonance and signal integrity issues, keep these guidelines in mind:

• Identify Critical Nets: Not every net needs backdrilling. Focus on high-speed serdes (PCIe, USB3, Ethernet) and DDR memory clocks/strobes.
• Target <15 mil Stubs: For data rates >10 Gbps, aim for residual stubs smaller than 15 mils.
• Account for Manufacturing Tolerances: Backdrill depth tolerance is usually ±5 mils. Design your stackup so that the “must not cut” layer has enough buffer.
• Check the Return Path: A via is not just a signal conductor; it needs a reference. A stubby signal via with no nearby ground return via is a double-whammy of inductance and resonance.

EMA Design Automation is a leading provider of the resources that engineers rely on to accelerate innovation. We provide solutions that include PCB design and analysis packages, custom integration software, engineering expertise, and a comprehensive academy of learning and training materials, which enable you to create more efficiently. For more information on Via Stub Resonance and Signal Integrity and how we can help you or your team innovate faster, contact us.