Search

Posted on Apr 12, 2016
Increases in field-programmable gate array (FPGA) capabilities, combined with growing system complexity, have created many FPGA-based system design challenges. One key challenge is choosing the right FPGA for the design needs, and maximizing the use of FPGA resources. Cadence offers recommendations for power-supply connections, pin selections and assignments, and other tips and methodologies to help customers design high-quality FPGA-based systems.
Posted on Apr 12, 2016
Allegro® FPGA System Planner offers a simplified and more flexible approach to ASIC Prototyping.
Posted on Mar 30, 2016
Flex designs are becoming increasingly popular nowadays. The reason for this is because they not only save space and tend to be more lightweight (think cellphones and tablets), but when considered as part of the overall manufacturing and assembly costs, they can also reduce packaging complexity; improve product reliability; and reduce cost. Below are some General info on PCB and Flex Circuits as well as our Top 10 Tips for Flex Designs.
Posted on Mar 21, 2016
Choosing the right PCB design solution is never an easy task. Like many companies selecting OrCAD, you have existing or legacy designs you need to convert or translate into OrCAD.
Posted on Mar 14, 2016
Sigrity™ technology integrates seamlessly with Cadence® Allegro® PCB and IC packaging design solutions to deliver a complete power-aware design and signal integrity analysis solution. These production-proven tools enable power delivery system analyses across chip-package-board; systemlevel signal integrity analysis of high-speed signal transmissions; and, advanced physical design for single- and multi-chip packages, state-of-the-art 3D packages, and systems-in-package.
Posted on Mar 14, 2016
On larger designs especially, PCB design teams need fast and reliable simulation to achieve convergence. Cadence® simulation technology for PCB design offers a single, unified design environment for both simulation and PCB design. With integrated analog and event-driven digital simulation, teams benefit from improved speed without sacrificing accuracy. Using advanced analysis capabilities, designers can automatically maximize the performance of circuits.
Posted on Mar 14, 2016
Cadence® Allegro® PCB Librarian comprises an advanced library development environment for board-level design components. A comprehensive library toolset makes part creation fast and easy by reducing development time associated with large-pin-count parts from days to just minutes. Allegro PCB Librarian automates part creation tasks, eliminates manual validation, and captures revision history for schematic symbols. When used with Allegro Design Workbench, it becomes part of a scalable, comprehensive library creation, management, and component information system.
Posted on Mar 14, 2016
Part of the Cadence® Allegro® PCB and enterprise family of solutions, the Allegro Design Workbench family provides a team-based collaborative environment with work-in-progress data management provide by Microsoft SharePoint 2010. Its Workbench methodology has been proven to improve the productivity of local and/or global design teams by up to 50 percent. Ideal for library, engineering, and PCB design groups, Allegro Design Workbench comprises two main products: a server and an application option.
Posted on Mar 14, 2016
Systems companies are impacted by new devices and design methodologies offered by the semiconductor industry. New devices often bring more challenges, like increasing pin counts packaged in shrinking pin pitch ball grid arrays (BGAs). Additionally, new devices use evolving standards-based interfaces, such as DDR3, DDR4, PCI Express® (PCIe®) Gen3, USB 3.0, and others, that may require learning new ways to implement them on the board. Coupled with these increasingly complex technologies is the desire by companies to differentiate their offerings and get them to market faster, cheaper, with more functionality and in reduced end product size. As a result, many companies now outsource to or partner with companies in low-cost geographies. To manage such increasing complexities, PCB designers need a solution that addresses their technological and methodological challenges.
Posted on Mar 14, 2016
The Cadence® Allegro® FPGA System Planner addresses the challenges that engineers encounter when designing one or more large-pin-count FPGAs on the PCB board—which includes creating the initial pin assignment, integrating with the schematic, and ensuring that the device is routable on the board. It delivers a complete, scalable technology for FPGA-PCB co-design that automates creation of optimum “device-rules-accurate” pin assignment. By replacing manual, error-prone processes with automatic pin assignment synthesis, this unique placement-aware solution eliminates physical design iterations while speeding optimum pin assignment.

Pages

Pages